

(2)

EUROPEAN PATENT APPLICATION

(21) Application number: 87115967.9

(51) Int. Cl. 4: **H01L 21/28 , H01L 21/00**

(22) Date of filing: 30.10.87

(43) Date of publication of application:
03.05.89 Bulletin 89/18

(84) Designated Contracting States:
DE FR GB

(71) Applicant: **International Business Machines Corporation**
Old Orchard Road
Armonk, N.Y. 10504(US)

(72) Inventor: **Hagmann, Dieter, Dipl.-Phys.**
Sonnenhalde 4
D-7277 Wildberg 4(DE)
Inventor: **Euen, Wolfgang, Dipl.-Ing.**
Landhausstrasse 20
D-7030 Böblingen(DE)
Inventor: **Trumpp, Hans-Joachim**
Eierwiesenstrasse 25
D-7024 Filderstadt(DE)

(74) Representative: **Kreidler, Eva-Maria, Dr. rer. nat.**
IBM Deutschland GmbH Patentwesen und Urheberrecht Schönaicher Strasse 220
D-7030 Böblingen(DE)

(54) **Method for fabricating a semiconductor integrated circuit structure having a submicrometer length device element.**

(57) A method for fabricating a semiconductor integrated circuit structure having a submicrometer length device element is described wherein a surface isolation pattern (12) is formed in a semiconductor substrate (10) to define regions which are designated to contain devices. A first insulating compound layer (16.1,2,3) is formed on the surface of the semiconductor substrate which is designated to be in part the gate dielectric. Subsequently, a polycrystalline silicon layer (20) is deposited onto said compound layer. Polycrystalline silicon layer (20) is heavily doped by phosphorus ion implantation and annealed below about 850 °C. Polycrystalline silicon portions are delineated by photolithography and dry etching. Dry etching is carried out in SF₆/Cl₂/ He at a low power density of about 0.1 to 0.3 W/cm². The remaining portions of polycrystalline silicon layer (20) are subjected to a thermal oxidation at a temperature of about 800 °C during which controllable quantities of the polycrystalline silicon are consumed. After removal of the thermally grown oxide (26) polycrystalline silicon portions are obtained with length and thickness dimensions reduced by the desired amount.

If polycrystalline silicon portions (20) are to be reduced only in length, rather than both in length and thickness, the horizontal surfaces of these portions have to be protected during oxidation by a cap. The cap may consist of a several nm thick silicon nitride layer which is arranged on a silicon dioxide stress-relieve layer.

The method is particularly useful in forming a submicrometer length gate electrode of a field effect transistor.

EP 0 313 683 A1




FIG. 4A




FIG. 4B

METHOD FOR FABRICATING A SEMICONDUCTOR INTEGRATED CIRCUIT STRUCTURE HAVING A SUB-MICROMETER LENGTH DEVICE ELEMENT

This invention relates to a method for fabricating semiconductor integrated circuit structures which have field effect transistor devices therein having a submicrometer gate length.

In today's integrated circuit technology it is desirable to obtain linewidths in the range of about 0.5 μm by using standard photolithography techniques, and to avoid the application of more complex techniques such as E-beam or X-ray lithography. Recently, there has been significant effort in the integrated circuit field to develop processes for making sub-micrometer channel length field effect transistors with a high degree of channel length control. Examples of this work are described in U. S. Pat. Nos. 4,209,349; 4,209,350; 4,234,362; 4,256,514, and 4,502,914. These patents all involve the formation of substantially horizontal surfaces and substantially vertical surfaces on a silicon body, and then forming a layer of a very narrow dimension on both the substantially horizontal and substantially vertical surfaces. This layer is then subjected to an anisotropic etching process such as by reactive ion etching, to substantially remove the horizontal layer while leaving the vertical layer substantially intact. The vertical layer dimension is adjusted depending on the original thickness of the layer applied. In this way a narrow dimension region such as a field effect transistor gate of submicrometer length can be obtained.

Another approach uses a tri-layer resist system to define the gate electrode of a field effect transistor by photo- or E-beam lithography. In this process (see for example PCT Appl. WO-A-80/00639) a comparatively thick bottom polymer- or resist layer is deposited on the surface of a polycrystalline silicon layer which is designated to be in part the gate electrode. After a baking step an intermediate barrier layer of silicon dioxide or nitride is deposited by chemical vapor deposition at room temperature. The top layer is a highly sensitive positive photoresist layer in which the desired pattern of the gate electrode is generated by optical or E-beam exposure and development. Pattern transfer from the top resist to the silicon dioxide or nitride barrier layer is achieved by plasma etching with CF_4 . An oxygen RIE process is used to transfer the pattern to the bottom polymer- or resist layer. According to this approach the bottom resist layer is oxygen etched at a relatively high pressure for obtaining lateral bias etching of the silicon dioxide/nitride barrier layer by a particular amount. The resulting bottom layer photoresist bars, decreased by the line width bias over the original line width of the top resist layer, serve as a photoresist mask for the subsequent polycrystalline silicon RIE step. This step has poor dimensional control as it is known that the base of the photoresist bars is not exactly defined and differs in width to a considerable extent from the wafer center to the edge. In addition, due to the overhanging oxide or nitride, the lateral oxygen etch rate is not constant with respect to time, and the average line width bias is limited by the geometry.

It is therefore desirable to provide a process for fabricating a short channel field effect transistor with high dimensional control which can be integrated into integrated circuit structures that is useful in memory or logic.

In accordance with the present invention a method for fabricating a semiconductor integrated circuit structure having a submicrometer length device element is described wherein a surface isolation pattern is formed in a semiconductor substrate which isolates regions of the semiconductor within the substrate from one another. These semiconductor regions are designated to contain devices. A first insulating compound layer is formed on the surface of the semiconductor substrate which is designated to be in part the gate dielectric layer. A polycrystalline silicon layer is deposited on this insulating compound layer. The polycrystalline silicon layer is heavily doped by ion implantation and annealed below about 850° C. The polycrystalline silicon layer is dry-etched to leave polycrystalline silicon portions with sidewall angles of at least 90°. The polycrystalline silicon portions are thermally oxidized, and the thermal oxide is removed to leave polycrystalline silicon portions of reduced submicrometer thickness and length. Subsequently, the desired pattern of PN junctions is formed in the semiconductor substrate, using, for example, ion implantation techniques, with the controlled submicrometer length polycrystalline silicon portions serving as a mask.

If only a lateral reduction of the polycrystalline silicon portions is desired a second insulating layer is deposited on the polycrystalline silicon layer. The second insulating layer as well as the polycrystalline silicon layer are patterned by dry etching. The caps remaining of the second insulating layer on the polycrystalline silicon portions prevent a surface oxidation but allow a lateral oxidation of these portions.

The method described in the preceding paragraph may find particular application for the formation of submicrometer gate length field effect transistor devices in an integrated circuit structure. It is preferred in this case that the first insulating compound layer is formed of a combination of silicon dioxide of about 4 to 6 nm, of silicon nitride of about 11 to 15 nm, and of silicon dioxide of about 1.0 to 1.5 nm thickness. The

polycrystalline silicon layer has a thickness in the range of about 350 to 650 nm. The doping of this layer is preferably done by ion implantation of phosphorus or arsenic at a dose in the range of about 1 to 4×10^{16} cm² at approximately 40 to 80 KeV. Following the ion implantation the polycrystalline silicon layer is annealed at about 800 °C to produce a higher phosphorus or arsenic ion concentration in its upper part. The pattern of polycrystalline silicon portions with substantially vertical sidewalls is preferably made by RIE etching using an etching gas composition of about 6 to 8 % b.v. SF₆, 2 to 3 % b.v. Cl₂, remainder He, and a comparatively low power density of about 0.1 to 0.3 W/cm². The high concentration of doping material in the polycrystalline silicon layer allows thermal oxidation of this layer at a lower temperature than previously used, namely at a temperature of about 800 °C. This concentration also allows a uniform thermal growth of silicon dioxide which is easily to be controlled.

Effort has been expended in the integrated circuit field to reduce the line dimensions of porous silicon or polycrystalline silicon by oxidation and removal of the oxidized portions. One technique is described by H. B. Pogge in IBM Technical Disclosure Bulletin, Nov. 1976, Vol. 19, No. 6, pp. 2057 - 2058, entitled "NARROW LINE-WIDTH MASKING METHOD". This method involves the use of a porous silicon followed by the oxidation of the porous silicon. Other techniques are described by E. Bassous in IBM Technical Disclosure Bulletin, Nov. 1972, Vol. 15, No. 6, pp. 1823 - 1825, entitled "FABRICATING SUBMICROMETER SILICON DEVICES"; by S. A. Abbas et al., ibid., Sept. 1977, Vol. 20, No. 4, pp. 1376 - 1378, entitled "EXTENDING THE MINIMAL DIMENSIONS OF PHOTOLITHOGRAPHIC INTEGRATED-CIRCUIT FABRICATION PROCESSING", and by E. Bassous et al., ibid., May 1979, Vol. 21, No. 12, pp. 5035 - 5038, entitled "METHOD OF FABRICATING HIGH-PERFORMANCE IGFET STRUCTURES WITH HIGHLY CONTROLLABLE SUBMICRON EFFECTIVE CHANNEL LENGTHS". These publications all involve the use of polycrystalline silicon masking layers which are made into a mask by first using an intermediate mask of oxidation blocking material, such as silicon oxide or nitride, and the thermal oxidation of polycrystalline silicon for line width reduction. Line dimensions of less than 2 micrometers may be obtained.

All these techniques use undoped or in situ doped polycrystalline silicon which is difficult to oxidize as it is known that the thermal oxide growth on polycrystalline silicon is not readily controllable or uniform owing to the polycrystalline structure of the underlying silicon. Therefore, the control of the crucial length of the gate electrode, and hence of the underlying transistor channel is deteriorated. In addition, the thickness of the masks (caps) of oxidation blocking material was previously of the order of about 100 nm or more so that a wet etching step was required for the removal of such caps.

The method of the invention mitigates these shortcomings of the prior art by using a polycrystalline silicon layer which is implanted at a high ion dose and annealed at about 800 to 850 °C which later on provides for an extremely uniform thermal oxide growth on the underlying polycrystalline silicon in a shorter period than previously. The thickness of the oxidation blocking material on the polycrystalline silicon layer is now in the order of several nm only so that a dry etching step of very short duration is sufficient for its removal.

The features and advantages of the invention will be better understood from a consideration of the following detailed description in conjunction with the drawings. The drawings show the following:

Figs. 1A through 5A, 6 and 7 schematically illustrate the process for forming the submicrometer channel length field effect transistors of the present invention.

Figs. 1B through 5B illustrate a modification of the Figs. 1A through 5A embodiment.

Referring now more particularly to Figs. 1A, B through 7 there are illustrated two embodiments for fabricating submicrometer channel length field effect transistors in a high density integrated circuit structure. The process is illustrated to form N channel MOSFET integrated circuits. However, it would be obvious that P channel field effect transistors can alternatively be formed by the present embodiments by simply reversing the polarity of the various elements of the transistors and associated regions.

The first series of steps involve the formation of the isolation regions for isolating regions of monocrystalline silicon from other regions of monocrystalline silicon in a P-<100> crystallographic oriented silicon substrate (10) as thus can be seen with reference to Figs. 1A and B. The isolation may preferably be partial dielectric isolation using materials such as silicon dioxide, glass, polyimide, etc., alone or in combinations. The preferred pattern of partial dielectric isolation (12) defines monocrystalline silicon surface regions wherein field effect devices will ultimately be formed. There are many ways in the art to form dielectric isolation regions of this type. For example, detailed processes for forming dielectric isolation regions are described in U. S. Patents Nos. 4,104,086 and 4,471,523. A P+ region (14) is typically formed under the dielectric isolation layer region (12) to prevent a formation of an inversion layer and the resulting electrical leakage between isolated monocrystalline regions under the isolation region (12).

The recessed dielectric isolation region (12) and P+ region (14) may be formed by first thermally

oxidising the surface of the silicon substrate (10) to form a silicon dioxide layer (not shown) thereon. A silicon nitride layer (not shown) is then deposited by chemical vapor deposition thereover. The silicon nitride layer has openings formed therein at the desired location of the isolation regions by conventional lithography and etching techniques. The P⁺ region (14) is formed by the ion implantation of boron through the silicon dioxide layer in the openings in the silicon nitride layer. The silicon nitride layer forms an effective mask to the penetration of the boron ions in the remaining areas covering the surface of the wafer. The recessed oxide isolation region (12) is then grown by placing the wafer in an oxidation ambient for a time sufficient to form the recessed oxidation regions (12). The silicon nitride and silicon dioxide layers are now removed from the surface of the silicon wafer. The surface isolation pattern in the semiconductor silicon substrate which isolates regions of the semiconductor within the substrate from one another is now formed.

An insulating layer (16) is formed on the surface of the silicon body (10). This layer may be thermally grown silicon dioxide which is designated to be in part the gate dielectric layer upon the surface of the silicon substrate. Alternatively, this layer may be composed of silicon dioxide, silicon nitride, nitrided silicon dioxide, silicon dioxide implanted with N₂ ions, polycrystalline aluminum trioxide or the like or combinations of the foregoing. The layer thickness of these materials is not noticeably changed by subsequent thermal oxidation. In accordance with the present invention the insulating layer is formed of a combination of silicon dioxide (16.1), silicon nitride (16.2), and silicon dioxide (16.3). The thicknesses of the individual layers are, for example, of 4 to 6 nanometers silicon dioxide (16.1), of 11 to 15 nanometers silicon nitride (16.2), and of 1.0 to 1.5 nanometers silicon dioxide (16.3). Silicon nitride and silicon dioxide layers 16.2 and 16.3 cover the entire surface having the surface isolation pattern (12) and over the silicon dioxide layer (16.1). The silicon dioxide layers are preferably thermally grown in oxygen or oxygen-water vapor ambient at a temperature of about 800° C. A second method for growing silicon dioxide involves a chemical vapor deposition process wherein SiO₂ is deposited by using SiH₄ and O₂ at about 450° C under atmospheric or low pressure conditions. The silicon nitride layer is usually formed by chemical vapor deposition using the following process conditions: SiH₄, NH₃ and N₂ carrier gas at a temperature of about 800° C under atmospheric or low pressure conditions.

The surface conductivity of the P⁻ substrate (10) is adjusted where the field effect transistors are to be formed. The threshold, V_t is adjusted by using for example a boron ion implantation of about $1.2 \times 10^{12}/\text{cm}^2$ dose at approximately 7 KeV to produce surface P regions (18).

There is now deposited polycrystalline silicon layer (20) onto the entire surface of silicon dioxide/silicon nitride/silicon dioxide compound layer (16.1,2,3). The polycrystalline silicon layer is deposited by using silane in a hydrogen ambient in the temperature range of about 600° C to 650° C, and preferably about 625° C. The operative thickness of the polycrystalline silicon layer is between about 350 to 650 nanometers with 430 nanometers being preferred. The polycrystalline silicon layer makes no electrical contact to the silicon body (10) since it is formed upon insulating compound layer (16). The entire surface of polycrystalline silicon layer (20) is then doped by ion implantation of phosphorus or arsenic and heating process.

Whereas in situ doping of polycrystalline silicon is limited by the solubility of the doping material in polycrystalline silicon and a homogeneous distribution of this material prevents a local influence on the oxidation rate of polycrystalline silicon, ion implantation doping results in concentrations of doping material far beyond its solubility limit. As the oxide uniformity and the oxidation rate of the polycrystalline silicon largely depend on the concentration of the doping material and the oxidation rate rises as this concentration increases and as it is desirable to keep later oxidation duration as short as possible a high concentration of doping material is preferred. Therefore, in accordance with the invention, the polycrystalline silicon layer (20) is implanted at a phosphorus ion dose in the range of about 1 to $4 \times 10^{16}/\text{cm}^2$ at approximately 40 to 80 KeV. Following the implantation the wafers are annealed in N₂ for about one hour in the temperature range of about 800 to 850° C. This annealing treatment causes a distribution of the phosphorus ions in the polycrystalline silicon layer resulting in a higher phosphorus concentration in the upper part of the layer. For example, phosphorus concentration profiles measured in an about 430 nm thick polycrystalline silicon layer show in the top quarter a phosphorus ion concentration about twice as high as in the remainder of the layer. This concentration profile which depends on the implantation energy and on the annealing temperatures is important for later oxidation and etching processes. If annealing would take place at higher temperatures, for example at about 900 to 1,000° C, a complete redistribution of the implanted phosphorus ions would take place resulting in a constant concentration throughout polycrystalline silicon layer (20).

In a preferred embodiment of the invention (Fig. 2B) a double layer of silicon dioxide/silicon nitride is formed on polycrystalline silicon layer (20), which is used later on to define portions of polycrystalline silicon and which prevents surface oxidation but allows lateral oxidation of these portions. Silicon dioxide layer (22.1, Fig. 1B) is thermally grown or deposited by chemical vapor deposition on polycrystalline silicon layer

(20), and silicon nitride layer (22.2) is deposited by chemical vapor deposition on silicon dioxide layer (22.1) using the process conditions as mentioned before. The thicknesses of these layers are, for example, of 5 to 8 nanometers silicon dioxide and of 4 to 6 nanometers silicon nitride.

Alternatively, an insulating layer (22) can be formed on polycrystalline silicon layer (20) in the same step as the doping of this layer is effected by implanting ions which contain nitrogen in addition to phosphorus. For example, species like PN_2^+ are implanted with a dose of the order of $2.1 \times 10^{16} \text{ cm}^{-2}$ and 50 KeV followed by an annealing step of 1 hr at about 850°C in N_2 . During annealing the phosphorus ions distribute throughout polycrystalline silicon layer (20) whereas the nitrogen ions migrate to the surface of this layer to form surface nitride layer (22) thereon. Details on the mechanism of molecular nitrogen ion (N_2^+) implantation can be found for example in W. J. M. J. Josquin et al, J. Electrochem. Soc., Vol. 129, No. 8, August 1982, pp. 1803.

The process of forming remaining portions of polycrystalline silicon layer (20) of controlled sub-micrometer length, and having substantially vertical sidewalls, may be better understood with reference to Figs. 2, 3 and 4.

For making photoresist mask (24, Figs. 2A, B) on polycrystalline silicon layer (20) a standard photolithographic process is used. In this process a photoresist is applied in a thickness of about $1 \mu\text{m}$ to the surface of polycrystalline silicon layer (20). A variety of known positive resists are suitable for this purpose, for example the AZ 1450J photoresist of the Shipley Comp. which is based upon a phenol-formaldehyde resin and a benzophenone-naphthoquinone-diazide sensitizer, or the TNS photoresist described in US patent 4,397,937 which is based upon a phenolic resin and a bisester of 1-oxo-2-diazonaphthalene sulfonic acid and of an unsymmetrical primary or secondary aliphatic diol as sensitizer. Patterning of an AZ photoresist layer is carried out by means of a known UV exposure tool using a 436 nm wavelength exposure followed by a baking step in the temperature range of about 95 to 105°C for about 30 minutes in N_2 and development in an aqueous AZ developer based upon tetramethylammonium hydroxide.

Alternatively, a tri-layer resist system can be used for making the photoresist mask. In this process an about 1 to $3 \mu\text{m}$ thick polymer- or resist layer (24.1) is deposited on the surface of polycrystalline silicon layer (20) followed by a baking step at about 210°C for about 30 minutes. An intermediate masking layer (24.2) of silicon nitride is then deposited in a thickness of 0.1 to $0.2 \mu\text{m}$ by plasma-enhanced CVD at room temperature. The top layer (24.3) is a 0.2 to $1 \mu\text{m}$ thick layer of a highly sensitive positive photoresist in which the desired pattern is generated as described above. For patterns with submicrometer dimensions E-beam exposure is used. Pattern transfer from the top resist to the silicon nitride (24.2) is achieved by plasma etching with CF_4 at about $66.5 \mu\text{bar}$. An oxygen reactive ion etch process is used to transfer the pattern to the bottom polymer- or resist layer. A 0.1 W/cm^2 RF power density at a pressure of about $5 \mu\text{bar}$ resulted in a 70 nm/min etch rate. As a result of reduced tolerances during the production of the photoresist mask this tri-layer process step yields strictly vertical photoresist sidewalls.

There now follows the etching of polycrystalline silicon layer (20) to produce portions of submicrometer length which extend across the designated FET channel device regions. One such portion is shown in Fig. 3A. The etching step is anisotropic such as reactive ion etching, RIE, in $\text{SF}_6/\text{Cl}_2/\text{He}$. A CF_4 etching step may precede to remove the native oxide from the polycrystalline silicon.

According to test results, the process for reducing the FET channel length by removing controllable quantities of the polycrystalline silicon portions covering these device regions can only be successfully conducted if, by anisotropic etching, polycrystalline silicon portions with sidewall angles of 90 degrees, preferably of 90 to 92 degrees are obtainable. With lower angles trenches are formed in the silicon dioxide/silicon nitride compound gate (16.2, 16.3) at the lower end of the polycrystalline silicon sidewall which make the devices unserviceable. Therefore, an etching process had to be developed which provides for good selectivity between polycrystalline silicon and silicon nitride and silicon dioxide respectively, and which generates 90 degree angles. In order to provide for selectivity of about 15 : 1 between polycrystalline silicon and silicon nitride and to avoid etching through the silicon nitride of the compound gate, and the above described trenching at the lower end of the polycrystalline silicon sidewalls RIE has to be carried out at low power density, preferably at about 0.1 to 0.3 W/cm^2 up to the endpoint and, from there, at $<0.05 \text{ W/cm}^2$ with about 15 % overetching. The etching endpoint is determined by means of laser interference.

In one example polycrystalline silicon layer (20) is etched in the areas exposed by photoresist mask (24) or (24.1, Figs. 2A, B) with the following parameters:

etching gas:	SF_6 / Cl_2 / He
composition, % b. v.:	7.5 2.5 90
flow, sccm/min.:	40
pressure, μbar :	65
etching time, min.:	8 to 10
power, W:	100
power density, W/cm^2 :	0.1 to 0.3 (< 0.05 from endpoint)

It should be pointed out that the above given etching parameters have to be adjusted to the apparatus used. Furthermore, a number of variations of the above process can be carried out to optimize the procedure and to simplify the fabrication process.

The remaining photoresist etching mask is removed by isotropic stripping in an oxygen plasma to leave the Fig. 3A structure with vertical polycrystalline silicon sidewalls.

The etching of double layer of silicon dioxide/silicon nitride (22.1, 22.2, Fig. 1B) arranged on polycrystalline silicon layer (20) according to the above described preferred embodiment has to be carried out using an etching gas different from that for the etching of polycrystalline silicon. This etching step is also a reactive ion etch, RIE, in a CF_4 plasma. In one example the double layer is etched in the areas exposed by photoresist mask (24) of Fig. 2B, which is generated as described before, with the following parameters:

etching gas:	CF_4
flow, sccm/min.:	15
pressure, μbar :	50
etching time, min.:	2
power, W:	250
power density, W/cm^2 :	0.25

This etching step also removes native oxide from the polycrystalline silicon surface. Subsequently, polycrystalline silicon layer (20) is etched in the same chamber, using $\text{SF}_6/\text{Cl}_2/\text{He}$ as etching gas and the parameters described above. The photoresist mask is removed in an oxygen plasma to leave the Fig. 3B structure with vertical polycrystalline silicon sidewalls.

The process continues with the oxidation of the remaining portions of polycrystalline silicon layer (20). For that purpose, the whole structure of Fig. 3A is subjected to a conventional thermal oxidation during which controllable quantities of the polycrystalline silicon are consumed. The result of this is shown in Fig.

4A. When the polycrystalline silicon is oxidized to silicon dioxide, the thickness of the oxide formed is about twice the thickness of the reacted silicon.

According to test results it is possible, because of the high concentration of doping material in the polycrystalline silicon, to thermally oxidize this material in a temperature range of about or below 800 °C in a relatively short period (four to seven hours) in a water: oxygen ambient in order to obtain the oxide thicknesses of several 100 nanometers as required in the process according to the invention. Under these conditions the channel doping profile will not be negatively affected. As the phosphorus or arsenic ion concentration in the upper part of polycrystalline silicon layer (20) differs from that in the lower part, it is also possible to locally influence the oxidation rate of this layer depending on its ion concentration. Normally, the oxidation of undoped or in situ doped polycrystalline silicon with a homogenous distribution of doping material is difficult to control, because the oxidation rates at the upper and at the lower end of the sidewalls of the respective polycrystalline silicon portions differ, and projections (horns) are formed at the upper end. For inhibiting the formation of those horns, a higher concentration of phosphorus or arsenic ions is chosen for the upper part of polycrystalline silicon layer (20), which increases the oxidation rate of this part.

Subsequently, the thermal oxide (26) is removed from all surfaces of polycrystalline silicon portions (20) such as by plasma etching or wet etching in concentrated hydrofluoric acid with silicon nitride layer (16.2) acting as an etch barrier. After removal of the thermally grown oxide (26) polycrystalline silicon portions (20, Fig. 5A) are obtained with length and thickness dimensions reduced by the desired amount.

In one example (Fig. 4A), silicon dioxide is thermally grown at about 800 °C in a thickness of about 333 nm on a portion of polycrystalline silicon layer (20) having a length of 0.9 µm and a thickness of 0.45 µm. After removal of the oxide with concentrated hydrofluoric acid a structure having a length of 0.60 µm and a thickness of 0.30 µm is obtained. The oxide was grown in the required thickness within about four hours. The reduction in thickness of the polycrystalline silicon portion is compensated for by the deposition of a correspondingly thicker polycrystalline silicon layer (20).

If only a reduction of length and not of the thickness of polycrystalline silicon portions (20) is desired, the horizontal surfaces of these portions have to be protected during oxidation by a cap (22.1, 22.2 Fig. 3B). According to prior art this cap may consist of silicon nitride in a layer thickness of about 100 nm. However, to ensure a complete removal of the nitride cap together with the thermal silicon dioxide by etching the maximum nitride layer thickness of the present invention should not exceed 4 to 6 nanometers. It turned out that, owing to this small thickness, the silicon nitride layer was destroyed by stresses generated during the lateral oxidation of the polycrystalline silicon portions, and failed to prevent the oxidation of the horizontal surfaces of these portions. Therefore, a stress-relieve layer consisting of silicon dioxide and having a thickness about 5 to 8 nanometers, which effectively prevents the destruction of the silicon nitride layer during oxidation, is arranged between the polycrystalline silicon layer and the silicon nitride layer. The process steps for the deposition of silicon dioxide and silicon nitride layers (22.1 and 22.2) have been described above with reference to Fig. 1B. As shown in Fig. 4B, when the structure is subjected to conventional thermal oxidation, controllable quantities of the polycrystalline silicon portion (20) are consumed laterally beneath the silicon dioxide/silicon nitride cap (22.1, 22.2) to produce silicon dioxide portions (26). With the consumption of polycrystalline silicon in the formation of silicon dioxide portions (26), the lengths of polycrystalline silicon portion (20) may be reduced from about 0.72 µm or 0.75 µm down to about 0.29 µm and 0.33 µm respectively. Finally, silicon dioxide portions (26) and silicon dioxide/silicon nitride cap (22.1, 22.2) are simultaneously removed by etching techniques to leave the polycrystalline silicon portion (20, Fig. 5B) having the required narrowed lateral dimensions.

The process continues with polycrystalline silicon portion (20) being the gate electrode of the field effect transistor device. The exposed compound gate dielectric silicon dioxide/silicon nitride/ silicon dioxide (16.1,2,3) can either be removed by etching followed by the implantation or diffusion of phosphorus or arsenic dopants adjacent to the gate electrode to form the desired PN junction source/drain elements for the field effect transistor device, or the compound gate dielectric can be allowed to remain and ion implantation with the appropriate energy to penetrate this compound layer is used to form the N+ source/drain regions in the device areas. One example of the ion implantation method uses arsenic as the conductivity imparting impurity of the order of 2.0×10^{15} ions/cm² and 80 KeV to form a PN junction of 0.4 µm depth. In a preferred embodiment of this process step, before forming such regions, a conformal chemically vapor deposited silicon dioxide or the like insulator layer (not shown) is formed over the entire device structure. One preferred method (European Patent Application 86104596.1) for making such an insulator layer by chemical vapor deposition under reduced pressure uses tetraethylorthosilicate (TEOS) as a source for silicon and oxygen, which is directed across the heated substrates. Anisotropic etching is utilized to remove the horizontal conformal chemical vapor deposition layer and leave the spacer sidewall

silicon dioxide layers (28) on the sides of polycrystalline silicon portion (20). The spacers (28) are shown in Fig. 6.

The ion implantation of conductivity imparting impurities, typically phosphorus or arsenic, is indicated by the dashed lines (30) in the substrate. Subsequent oxidation and annealing steps completely form the source/drain regions from the dashed lines (30) to the solid lines (32) as shown in Fig. 7. Fig. 7 also illustrates the result of the formation of the phosphosilicate glass insulating layer (34) and the metal electrical contacts (36) to the various elements of the devices. It is also feasible to form a polycide layer (not shown) on top of the polycrystalline silicon layer (20) to lower its sheet resistance. Details relating to anisotropic etching of polycide layers are described, for instance, by L. Ephraïm in the IEEE Transactions on Electron Devices, Vol. ED-28, No. 11, November 1981, pp. 1315-1319.

While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention.

15

Claims

1. Method for fabricating a semiconductor integrated circuit structure having a submicrometer length device element comprising:
 - forming a surface isolation pattern (12) in a semiconductor substrate (10) to define regions which are designated to contain devices;
 - forming a first insulating compound layer (16.1,2,3) on the surface of semiconductor substrate (10) which is designated to be in part the gate dielectric layer;
 - depositing a polycrystalline silicon layer (20) on said insulating compound layer, heavily doping said layer (20) by ion implantation, and annealing below about 850° C;
 - if required, forming a second insulating compound layer (22.1,2) on polycrystalline silicon layer (20);
 - delineating polycrystalline silicon portions by photolithography and dry etching to leave polycrystalline silicon portions with sidewall angles of at least 90°;
 - thermally oxidizing said polycrystalline silicon portions and simultaneously removing the resulting thermally oxidized portions (26) and caps if any remaining of second insulating compound layer (22.1,2) by etching to leave polycrystalline silicon portions of controlled submicrometer thickness and length;
 - forming the desired pattern of PN junctions (30,32) in substrate (10) using the controlled submicrometer length polycrystalline silicon portion (20) as a mask.
2. Method of claim 1 wherein the first insulating compound layer (16.1,2,3) is formed of a combination of silicon dioxide, silicon nitride, and silicon dioxide with the silicon dioxide being thermally grown and the silicon nitride being vapor deposited.
3. Method of claim 2 wherein the individual layers are of about 4 to 6 nm silicon dioxide (16.1), of about 11 to 15 nm silicon nitride (16.2), and of about 1.0 to 1.5 nm of silicon dioxide (16.3).
4. Method of claim 1 wherein polycrystalline silicon layer (20) is chemically vapor deposited onto the surface of compound insulating layer (16.1,2,3) by using silane in a H₂ ambient in a temperature range of about 600 to 650° C.
5. Method of claim 4 wherein polycrystalline silicon layer (20) is deposited in a thickness in the range of about 350 to 650 nm.
6. Method of claims 1, 4 and 5 wherein polycrystalline silicon layer (20) is implanted at a phosphorus or arsenic ion dose in the range of about 1 to 4 x 10¹⁶/cm² at approximately 40 to 80 KeV.
7. Method of claim 6 wherein, following the ion implantation, polycrystalline silicon layer (20) is annealed at about 800° C to produce a higher phosphorus or arsenic ion concentration in the upper part of this layer.
8. Method of claim 1 wherein the second insulating layer (22.1,2) is formed of a combination of silicon dioxide and silicon nitride.
9. Method of claim 8 wherein the individual layers are of about 5 to 8 nm silicon dioxide (22.1), and of about 4 to 6 nm silicon nitride (22.2).
10. Method of claim 1 wherein the second insulating layer (22) is silicon nitride, and is formed by implanting ions which contain nitrogen in addition to phosphorus into polycrystalline silicon layer (20), and annealing.
11. Method of claim 1 wherein a photoresist mask (24) is formed on polycrystalline silicon layer (20) or on second insulating layer (22) for delineating polycrystalline silicon portions (20).

12. Method of claim 11 wherein a tri-layer resist system containing an about 1 to 3 μm polymer- or resist layer (24.1), an about 0.1 to 0.2 μm silicon nitride layer (24.2), and an about 0.2 to 1 μm top resist layer (24.3) is used for forming a photoresist mask with vertical sidewalls.

13. Method of claim 1 wherein polycrystalline silicon layer (20) is reactively ion etched in the areas
5 exposed by photoresist mask (24) using an etching gas composition, in percent by volume, of about 6 to 8 % SF_6 , and 2 to 3 % Cl_2 , remainder He.

14. Method of claims 1 and 13 wherein the RIE of polycrystalline silicon layer (20) is carried out at low power density.

15. Method of claim 14 wherein the RIE of polycrystalline silicon layer (20) is carried out at about 0.1 to
10 0.3 W/cm^2 up to the endpoint and, from there, at about $<0.05 \text{ W}/\text{cm}^2$ with about 15 % overetching.

16. Method of one or several of claims 1 to 15 wherein second insulating layer (22.1,2) is reactively ion etched in a CF_4 plasma.

17. Method of claim 1 wherein the remaining portions of polycrystalline silicon layer (20) are thermally oxidized in a water/oxygen ambient at a temperature of about 800°C .

18. Method of claim 17 wherein the thermal oxide (26) is removed by plasma etching or wet etching to
15 leave polycrystalline silicon portions (20) having narrowed lateral dimensions.

20

25

30

35

40

45

50

55




FIG. 1A




FIG. 1B




FIG. 2A




FIG. 2B




FIG. 3A




FIG. 3B




FIG. 4A




FIG. 4B




FIG. 5A




FIG. 5B




FIG. 6




FIG. 7



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 87 11 5967

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl. 4)
A	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 15, no. 6, November 1972, pages 1823-1825, New York, US; E. BASSOUS: "Fabricating submicrometer silicon devices" * Figure 1; pages 1823, 1824 * ---	1	H 01 L 21/28 H 01 L 21/00
A	SOLID-STATE ELECTRONICS, vol. 22, no. 12, December 1979, pages 1017-1023, Pergamon Press Ltd, Oxford, GB; G. YARON: "Characterization of phosphorus implanted low pressure chemical vapor deposited polycrystalline silicon" * Page 1017: "Experimental Procedure"; pages 1018, 1019: "(b) Effects of annealing treatment on resistivity"; page 1018, figure 3 * ---	1	
A	EXTENDED ABSTRACTS, vol. 86-2, 19th-24th October 1986, page 855, abstract no. 570, Princeton, NJ, US; R. BAUNACH et al.: "Electrical and morphological characterization of multilayer dielectrics" * Paragraphs 1, 2 * ---	2, 3	TECHNICAL FIELDS SEARCHED (Int. Cl. 4) H 01 L
A	JOURNAL OF THE ELECTROCHEMICAL SOCIETY, vol. 130, no. 11, November 1983, pages 2271-2274, Manchester, New Hampshire, US; K. TAKEBAYASHI et al.: "Infrared radiation annealing of ion-implanted polycrystalline silicon using a graphite heater" * Page 2271, column 1, lines 27-33 * --- -/-	4-6	
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 05-07-1988	Examiner GELEBART Y.C.M.
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons ----- & : member of the same patent family, corresponding document			

EPO FORM 1503 03.82 (P0401)



DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl. 4)
A	APPLIED PHYSICS LETTERS, vol. 40, no. 9, May 1982, pages 795-798, American Institute of Physics, New York, US; B. SWAMINATHAN et al.: "Diffusion of arsenic in polycrystalline silicon" * Page 795, column 2, line 10 - page 796, column 1, line 19; figure 1 * ---	7	
A	INTERNATIONAL ELECTRON DEVICES MEETING, Technical Digest, Washington, 3rd-5th December 1979, pages 585-588, IEEE; H. GOTO et al.: "A new self-aligned source/drain diffusion technology from selectively oxidized poly-silicon" * Pages 585-586: "Device fabrication process"; page 588, figure 5 * ---	8,9,1	
A	JOURNAL OF THE ELECTROCHEMICAL SOCIETY, vol. 129, no. 8, August 1982, pages 1803-1811, Manchester, New Hampshire, US; W.J.M. JOSQUIN et al.: "The oxidation inhibition in nitrogen-implanted silicon" * Page 1803, column 1, lines 38-52; page 1803, column 2, lines 36-39; page 1805, column 1, line 13 - column 2, line 5; figures 3-6; page 1810, column 2, lines 21-27 * ---	10	
A	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 26, no. 8, January 1984, pages 4303-4307, New York, US; F.S. LAI: "Self-aligned contact process using an ion-implanted silicon nitride film as an oxidation mask" * Figures 1A-1D; page 4304 - page 4305, line 4 * --- -/-	10	
The present search report has been drawn up for all claims			TECHNICAL FIELDS SEARCHED (Int. Cl.4)
Place of search THE HAGUE		Date of completion of the search 05-07-1988	Examiner GELEBART Y.C.M.
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons ----- & : member of the same patent family, corresponding document			

EPO FORM 1503 03.82 (P0401)



DOCUMENTS CONSIDERED TO BE RELEVANT															
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl. 4)												
A	EP-A-0 098 318 (IBM DEUTSCHLAND GmbH) * Claims 1,2 * ---	12													
A	EP-A-0 146 789 (IBM CORP.) * Claims * ---	13,16													
D,A	IBM TECHNICAL DISCLOSURE BULLETIN, vol. 20, no. 4, September 1977, pages 1376-1378, New York, US; S.A. ABBAS et al.: "Extending the minimal dimensions of photolithographic integrated-circuit fabrication processing" * Whole document * -----	1													
The present search report has been drawn up for all claims			TECHNICAL FIELDS SEARCHED (Int. Cl. 4)												
Place of search THE HAGUE		Date of completion of the search 05-07-1988	Examiner GELEBART Y.C.M.												
<table border="0"><tr><td>CATEGORY OF CITED DOCUMENTS</td><td>T : theory or principle underlying the invention</td></tr><tr><td>X : particularly relevant if taken alone</td><td>E : earlier patent document, but published on, or after the filing date</td></tr><tr><td>Y : particularly relevant if combined with another document of the same category</td><td>D : document cited in the application</td></tr><tr><td>A : technological background</td><td>L : document cited for other reasons</td></tr><tr><td>O : non-written disclosure</td><td>-----</td></tr><tr><td>P : intermediate document</td><td>& : member of the same patent family, corresponding document</td></tr></table>				CATEGORY OF CITED DOCUMENTS	T : theory or principle underlying the invention	X : particularly relevant if taken alone	E : earlier patent document, but published on, or after the filing date	Y : particularly relevant if combined with another document of the same category	D : document cited in the application	A : technological background	L : document cited for other reasons	O : non-written disclosure	-----	P : intermediate document	& : member of the same patent family, corresponding document
CATEGORY OF CITED DOCUMENTS	T : theory or principle underlying the invention														
X : particularly relevant if taken alone	E : earlier patent document, but published on, or after the filing date														
Y : particularly relevant if combined with another document of the same category	D : document cited in the application														
A : technological background	L : document cited for other reasons														
O : non-written disclosure	-----														
P : intermediate document	& : member of the same patent family, corresponding document														

EPO FORM 1503 03.82 (1/0401)